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2.1.1 The MIT Computer-Aided Fabrication
Environment
The computer-aided fabrication environment
(CAFE) is a software system being developed at
MIT for use in the fabrication of integrated circuits
and microstructures. The distinguishing feature of
CAFE is that it can be used in all phases of
process design, development, planning, and manu-
facturing of integrated circuit wafers. CAFE pres-
ently provides day-to-day support to research and
production facilities at MIT with both flexible and
standard product capabilities. This manufacturing
software system is unique in the development of a
process flow representation and its integration into
actual fabrication operations. CAFE provides a
platform for work in several active research areas,
including technology (process and device)
computer-aided design (TCAD), process modeling,
manufacturing quality control, and scheduling.
Architecture
The CAFE architecture is a computer integrated
manufacturing (CIM) framework for the deployment
and integration of integrated circuit (IC) and process
design and manufacturing software. CAFE uses an
object oriented database model which is imple-
mented in a layered manner on top of a relational
database. Our database schema is based on
GESTALT, an object oriented, extensible data
model. GESTALT is a layer of abstraction which
maps user defined objects onto existing database
systems (e.g., a relational DBMS) and shields appli-
cation programs from the details of the underlying
database. The integration architecture includes the
conceptual schema and models used to represent
the IC manufacturing domain in CAFE and the user
and programmatic interfaces to the various applica-
tions. Two important CAFE applications relate
process simulation and actual wafer fabrication to
the same process flow representation.
CAFE Applications
The fabrication of wafers with a process repres-
ented as a process flow representation (PFR)
involves several steps. A suitable PFR for the spe-
cific process must be created and installed. Wafer
lots must be created and associated with this spe-
cific PFR. These lots must then be "started" to
create a task data structure which is isomorphic to
the hierarchical structure of the PFR.
At this point, actual machine operations can be
scheduled and reservations made for both
machines and operators. Finally, the machine
operations can be performed, instructions given to
the operator and machines, and data collected from
the operator or machine and entered into the data-
base.
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2.1.2 National Infrastructure for Networked
Design and Prototyping
We are developing tools and infrastructure to
enable virtual and physical prototyping of advanced
microsystems. A "quasi-empirical" simulation
approach requires data from select experiments to
build accurate performance, reliability, and variation
or statistical models. Parameters for these models
must be determined and refined by multiple series
of both simulations and repeated experiments. The
validation of simulations produced by the computa-
tional prototyping tools can only be achieved by
correlation of simulated results with actual exper-
imental measurements. Advanced computational
prototyping tools and methodologies will enable
collaborative networked subsystem design and
physical prototyping.
The infrastructure development will enable manage-
ment of information required to specify processing,
collect measurements, and retrieve results of
remote processing and metrology. This infrastruc-
ture will support the timely conduct of the multitude
of experiments to calibrate and validate simulations
which are embodied in the computational proto-
typing of high performance integrated circuits.
Models and tools developed under this program, as
well as both simulated and experimental data, will
be collected into libraries and repositories and
made available via network. This will provide con-
venient and effective access to research results as
they become available and support collaborative
subsystem design and physical prototyping.
2.1.3 CAFE at MIT Lincoln Laboratory
Project Staff
Gregory T. Fischer, Thomas J. Lohman, Professor
Donald E. Troxel
MIT Lincoln Laboratory is using CAFE as the CIM
system in their IC processing facility. Multiple lots
are being processed daily via process flow repre-
sentation (PFR) based fabrication. Lincoln has 100
percent of their wafers in this facility processed with
PFR based fabrication.
It is now possible to view CAFE Help and Lab
Manual text via the World Wide Web. Options have
been added under the "Help" and "Help"/"Equip-
ment Help" menus which will initiate a web browser
to display the specified help text section.
2.2 Operating High Variability
Manufacturing Systems
Project Staff
Asbjoern M. Bonvik
We present two factory control policies derived from
optimal control considerations. Using sample facto-
ries distributed by Sematech, we compare the per-
formance of these policies to other control
strategies such as kanban and periodic lot release.
We show that the policies designed for high vari-
ability environments have very attractive properties,
including higher throughput than periodic release
and much lower inventories than kanban.
Semiconductor manufacturing differs from many
other manufacturing environments by the com-
plexity and variability of its processes. A semicon-
ductor process can be several hundred operations
long, and the machines are relatively unreliable due
to the leading edge technology involved. This
makes semiconductor factories harder to control
than other plants of comparable size.
We construct control policies by extending the
structural properties found by optimal control formu-
lations of smaller systems. This allows us to con-
struct good, although not provably optimal, control
schemes for large production systems.
In the following, we explain the structure of two
such policies and contrast them with control policies
that are commonly found in industry. We then
report simulation results from datasets distributed
by Sematech, representing actual semiconductor
factories.
We have built a scheduling and simulation testbed
integrated with the MIT CAFE computer-aided fabri-
cation environment. This program can act as a
factory floor dispatcher, where it recommends a
daily schedule based on the factory state stored in
the database. The program can also run in a simu-
lation mode, where it will project long-term conse-
quences of following a certain scheduling policy
under various assumptions on lot releases and
machine reliabilities. The main architectural compo-
nents are (1) the data structures that represent the
system state, (2) the front ends that create the
initial state, (3) the system dynamics module that
makes the state evolve in time, and (4) the control
modules that make release and dispatch decisions.
In its simulation mode, the testbed can read the
Sematech datasets instead of the CAFE database.
This allows us to test out our scheduling
approaches in other manufacturing systems than
our own. The testbed does not currently support all
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features found in the Sematech datasets. For
instance, we do not simulate operator availability,
scrap, or rework. Setups are simulated, but the
scheduling policies tested do not make any attempt
to optimize the setup sequence.
This leads to different production rates from our
testbed than from the Delphi simulator also distrib-
uted by Sematech. On the other hand, we allow the
scheduling modules to control the lot release rates
to the fabrication, not just manipulate the dispatch
decisions as appears to be the case with Delphi.
Previous work has shown that the lot releases are a
more important factor in fabrication performance
than lot dispatch decisions on the shop floor.
2.3 A Distributed Discrete Event
Simulation
Project Staff
Asbjoern M. Bonvik
Discrete event simulation is, almost by definition, a
very CPU-intensive task. Some stochastic pro-
cesses are represented by a program incorporating
a pseudo-randoln number generator, and statistics
are collected by e ~ecuting the program. It may be
necessary to run t e simulation for a very long time
to get good estimat s of the performance measures
of the actual system under study. For example, if
one is studying a manufacturing system where
-machine failures are important to the overall
behavior of the system, the simulation needs to
cover a period with many failures of different
lengths.
It is very hard to parallelize a discrete event simu-
lation, because the commonly found algorithm
maintains a centralized event list and a current sim-
ulation time, executing one event at a time. The
current event may manipulate the list of future
events, for instance by scheduling the end of some
activity or the next instance of some event. When
the current event is done, the event with the lowest
activation time is taken out of the event queue, the
simulation time is set to this value, and the event is
executed. This essentially presumes a single thread
of execution on a single processor.
On the other hand, because of statistical consider-
ations, it is common to split a large simulation job
into a batch of independent replications, where
each replication is started from a different random
number seed, everything else being the same. This
is done to eliminate the dependency on a single
sequence of pseudo-random numbers and to estab-
lish confidence intervals on the performance meas-
ures. This also gives a natural granularity for a
coarse-grained parallel or distributed computation:
Distribute one replication to each processor, and
designate one processor to collect the statistics
emanating from the computation.
This is exactly what we did for a recent study of a
small production system under various conditions.
Our work had two phases: a screening phase
where a large number of parameter settings had to
be evaluated, and a refinement phase in which mul-
tiple replications were done of the best parameter
settings to draw final conclusions. To do this effi-
ciently, we constructed a distributed simulator archi-
tecture that ran on about one dozen Sun
SparcStations, mainly SparcStation 10s. The com-
puters used were the MTL machines, the machines
at the Operations Research Center, and a single
SparcStation 10 at the Norwegian Defence
Research Establishment. After the actual study was
completed, a Pentium 100 MHz PC running Linux
was added to the architecture. This demonstrates
that the architecture is not Sun-specific. Incidentally,
the PC turned out to work approximately 20 percent
faster than even a SparcStation 20, possibly
because of faster I/O leading to less overhead
when starting a client.
The software had three components: the discrete
event simulation program itself, a client program
that drove a single replication on some host, and
the server program that organized the computation
and collected statistics.
By using these programs, we successfully simu-
lated about 6000 different cases. Most cases were
run for a single replication of about 100 weeks of
simulated time, but about 50 cases were selected
for further scrutiny. This required 50 more repli-
cations of each case, for a total of about 8500 repli-
cations. We estimated this to take about three
months of CPU time on a single SparcStation 2
such as hierarchy. Using our virtual supercomputer,
the entire job was done in four days of real time. In
addition, we did extensive model validation runs
and a number of false starts before getting it right.
More speed is available by using more hosts. The
approach is not limited to Sun computers, as our
Pentium PC demonstrated. Anything that supports
UNIX stream sockets can be used. This allows
other fast computers to be added by the simple
expedient of getting an account, recompiling the
simulation for that machine type, and adding the
host name to the server list of target hosts.
In conclusion, our approach gives supercomputer
speed at very little cost. Suitable jobs for a similar
scheme are very CPU-intensive with small memory
and I/O requirements and have a structure such
that fairly large pieces of the job can be computed
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separately and the results assembled with little
effort.
2.4 QUAN: A Language for the
Schedule Of Repetitive Manufacturing
Systems
Project Staff
Joseph E. Nemec
We propose the syntax for a language called Quan
which allows for the expression of scheduling poli-
cies for repetitive manufacturing systems-systems
which make multiples of single or several part
types. We first develop a representation of the
factory using an object-oriented approach similar to
that of the one found in Stamatopoulos. 1
In the course of doing so, we describe the physical
objects in the factory, including such objects as
machines, buffers, parts, and technicians, as well
as the conceptual objects in a factory, including
manufacturing cells, process flows, operations,
process constraints, and material constraints.
2.4.1 Introduction
We propose a language that will allow for the
expression of scheduling policies for repetitive man-
ufacturing systems. We propose to use an object-
oriented approach, using the software developed by
Stamatopoulos' as a basis.
In order to describe scheduling policies in the
scheduler in a consistent manner, we must be able
to express what constitutes the physical objects in
the factory, such as machines, buffers, technicians,
parts, as well as how these objects interact with
each other, what their characteristics are, and other
attributes. To this end, we define several represen-
tations; the factory representation (FR), the material
representation (MR), the process representation
(PR), the scheduling representation (SR), and the
constraint representation (CR). Each will be
described in detail.
In addition to the representations, we also have
state of the system. This is represented as
factory state (FS) and the materials state (MS).
the
the
With the complete definition of the factory at our
disposal, we will then describe the quantity sched-
uling language (Quan), which will be interpreted by
the scheduler. This language will allow for the
expression of inventory control policies, such as
Kanban or CONWIP, 2 or hybrids of such policies3
and production policies, such as FIFO, LIFO or pre-
emptive processing.4
2.4.2 The General Model
Figure 1 shows the interaction between the various
representations, the various states and the sched-
uler.
All of the representations, except the SR, are static.
Once defined and internalized, they are not con-
sulted anymore. They form the backbone of the
manufacturing system. For example, it is assumed
that once it has been defined that a certain oper-
ation can only be performed on a certain machine
with certain operators, these constraints will not
change. If, for example, more workers were trained
to work a specific machine, then the representation
of the factory must be updated to take this change
into account. As such things do not happen instan-
taneously, but rather require time and effort, they
are not of immediate concern to the scheduler.
The SR is continuously consulted by the scheduler.
The scheduler, in making decisions, may have
several possibilities for each machine. For example,
we may make it a point of always running with a
First-In First-Out unless we are badly backlogged,
in which case we begin prioritizing certain part-
types over others. This change in the factory state
(i.e. the backlog) necessitates a reconsultation with
the SR to determine appropriate actions.
The consultative process of the scheduler is illus-
trated in figure 2.
1 M. Stamatopoulos, A Factory Representation as a Design Tool in a Computer Integrated Manufacturing Environment, M.S. thesis,
MIT, 1994.
2 J.A. Buzacott, J. Shanthikumar, and J. George, Stochastic Models of Manufacturing Systems, (Englewood Cliffs, New Jersey:
Prentice-Hall, 1993).
3 A.M. Bonvik, Y. Dallery, and S.B. Gershwin, "Approximate Analysis of Production Systems Operated by a CONWIP-finite Buffer
Hybrid Control Policy," submitted for publication.
4 L. Kleinrock, Queueing Systems, Volume 1: Theory (New York: Wiley-lnterscience, 1975).
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Figure 1.
2.5 Microsystems Factory
Representation
Project Staff
Joseph E. Nemec
The microsystems factory representation (MFR) is a
system that allows for the explicit representation of
factories using an object oriented, C-like block
structure programming language. It allows for the
easy declaration of the attributes of various objects,
and for fast and powerful editing of specific
instances of the attributes defined. This document
will describe the MFR through several examples,
demonstrating its flexibility and power.
The MFR has three fundamental parts: the Sche-
matic Representation, the Textual Representation,
and the Textual Interpreter. The procedure for
representing a factory in the MFR comes in two
stages. In the first stage, the objects that are in the
factory are declared. These include such classes
of physical objects as machines, buffers, techni-
cians, etc., as well as artificial constructions depen-
dent on the structure of the factory chosen, such as
cells. This collection of objects is known as the
schema of the representation. This schema is com-
piled into the MFR Textual Interpreter by the MFR
Schematic Interpreter.
In the second stage, the MFR textual representation
of the factory, the representation of how the infor-
mation about the factory is organized, is specified.
The syntax of the textual representation is depen-
dent on the schema declared. The MFR Textual
Interpreter is then used to parse the text, check for
syntax errors, and create a representation of the
factory in computer memory, or instantiate it into a
data base.
The MFR schema is simply the collection of objects
of different classes required to create an MFR
textual representation of the factory. This is where
the characteristics of such objects as machines or
buffers are defined. For example, if the object we
are creating is a machine class, we will want the
class to have such attributes as mean time to fail
and mean time to repair, failure modes, etc. The
syntax of the schema representation is block-
structured, like C. A programmer's manual for the
schema may be found in Stamatopoulos. 1 The
schematic is then compiled into the MFR Textual
Interpreter using the MFR Schematic Interpreter.
The MFR textual representation describes how the
objects defined in the schema are organized in the
factory. Specifically, it declares how many of each
object there are, their names, their locations, their
specific attributes, etc. The textual representation
allows for a hierarchical representation of the
objects or a one-dimensional representation. We
will see later that a hierarchical representation is
preferred.
The MFR textual representation is then read by the
MFR Textual Interpreter, which parses the text, per-
forms consistency checks on the data and, creates
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a representation of the MFR objects (those defined
by the MFR schema above) in computer memory.
2.6 Run-by-Run: Interfaces,
Implementation, and Integration
Project Staff
Willam P. Moyne
Run-by-run (RbR) control is a form of adaptive
model based process control where recipe changes
are performed between runs of the process. It is
becoming popular in the area of VLSI processing
but its acceptance has been hindered by integration
issues. Existing systems cannot be replaced due to
massive capital investments, so the RbR controller
Figure 2.
must mesh with these systems without requiring
large modifications. Two steps have been taken to
ease this integration. First, an abstract data model
has been developed for RbR control which can be
easily communicated between dissimilar modules.
Second, a three tier communication model has
been developed to allow multiple levels of inter-
action with the RbR control module. These layers
complement the underlying data model.
An RbR control server has been implemented to
demonstrate the robustness of the communication
model and data abstraction. This server provides
RbR control to a variety of clients via TCP/IP
network sockets. One of these clients is a graphical
user interface that allows direct operation of the
control algorithms. This can be a powerful tool
when evaluating new control algorithms or testing
equipment models. The interface contains a set of
simulation, graphing, and archiving tools to aid in
the testing and operation of the server. The con-
troller has been integrated into a local computer
integrated manufacturing (CIM) system, as well as
a control framework being developed by The Uni-
versity of Michigan and SEMATECH.
In addition to interface issues, the control algo-
rithms themselves have been enhanced to enable a
variety of constraints and bias terms to be added to
the models. The controller currently contains two
control algorithms, but is designed to be expanded
to include more algorithms as they are developed.
Data needed for these new algorithms can be con-
structed using the data abstraction without dis-
rupting existing modules. Implementation, interface,
and integration barriers to the adoption of run-
by-run control have been reduced by the definitions
and demonstrations presented in this thesis.
2.7 Remote Fabrication of Integrated
Circuits
Project Staff
Jimmy Y. Kwon
The computer-aided fabrication environment
(CAFE) is a software system developed at MIT for
use in all phases of integrated circuit fabrication.
While still undergoing development and enhance-
ments, CAFE provides day-to-day support to
research and production facilities at MIT, with both
standard and flexible product lines.
One of the limitations of the present CAFE system
is that it is not a fully open system. An open system
is one that is designed to accommodate compo-
nents from various software applications and can
be viewed from three perspectives: portability, inte-
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gration, and interoperability. This document is con-
cerned with the idea of interoperability between
different computer integrated manufacturing (CIM)
systems, and describes the extension to CAFE's
architecture to support what is called remote fabri-
cation.
With the goal of general interoperability between
different CIM systems in mind, the virtual object
manager is developed. The virtual object manager
provides a framework for three key modules to
support interoperability: the Object Management
Module, the Export/Import Module, and the Remote
Message Passing Module. Each of these modules
are discussed and implemented for the CAFE plat-
form.
Building upon the interoperability tools in the virtual
object manager, application layer support is then
developed for the specific task of remote fabrication
in CAFE. The application modules and additional
software tools are described, and together form the
CAFE remote fabrication system, a prototype
system providing remote fabrication capabilities. An
example of a remote fabrication session is
described, stepping the reader through CAFE's
remote processing paradigm and showing how the
various tools are used. In the form of a tutorial, the
example starts with installing a process flow into the
CAFE database and creating a lot of wafers. The
operate-machine/next-operation processing cycle is
then done using both local and remote machines,
showing the interoperability features at work. When
the processing cycle completes a traveller file is
generated, summarizing the entire history of pro-
cessing.
While this document describes and implements a
remote fabrication system specifically for CAFE, it is
hoped that this document brings into focus some of
the issues involved in general interoperability
between different CIM systems and provides a
useful framework for future work.
2.8 Message Passing Tools for
Software Integration
Project Staff
John C. Carney
As the base of developed software grows, software
integration is becoming increasingly important.
Many software systems are large and complex.
Since rewriting the entire system is not generally
possible, newly developed programs must be inte-
grated into the existing system. It is the responsi-
bility of the developer to not only write a new
program or tool, but to make it work within the
existing environment.
There are several approaches to software inte-
gration. Programs within the Unix environment typi-
cally are integrated by operating on a common set
of files. One program is used to create a file,
another to process it, and perhaps yet another to
analyze the results. Other approaches include
program databases and remote procedure calls
(RPCs). An alternative approach for software inte-
gration is through the use of a message passing
system. The goal of the message passing system is
to provide a method by which structured information
may be exchanged between two or more running
processes. These processes may possibly be
running on a single workstation or on multiple work-
stations connected by a network.
While there are not many message passing
systems in existence, the majority which do exist
have been designed to be used for a special
purpose or in a particular context. There are some
general purpose message passing systems,
however, these systems impose a fixed integration
architecture and message format. A more flexible
peer-to-peer approach to message passing has
been developed. The peer-to-peer messaging
system allows the software developer and inte
grator to completely design and choose the desired
integration architectures and message formats.
The communications handling application tool suite
(CHAT) has been developed and provides the pro-
grammer with a suite of libraries which can be used
to integrate software programs using the peer-to-
peer message passing approach. There are three
libraries of routines, providing support for packaging
data into messages, handling incoming messages,
and application connection. All three libraries are
implemented both in C and Tcl/Tk, a scripting lan-
guage and toolkit for creating graphical user inter-
faces under X-Windows. The CHAT suite will allow
arbitrary combinations and architectures of C pro-
grams and Tcl/Tk programs to exchange messages.
Libraries within the CHAT suite have been used to
integrate a new factory display program into CAFE,
MIT's computer-aided fabrication environment.
CAFE is a software system for the use in the manu-
facture of integrated circuits, and provides
day-to-day support for both research and production
facilities at MIT. The factory display program is a
graphical program which displays a map of a semi-
conductor manufacturing facility, including the
machines and lots within the facility. The CHAT
suite has also been used within other software inte-
gration efforts and plans have been made to use
the libraries in future integration projects within
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MIT's Computer Integrated Design and Manufac-
turing (CIDM) project.
2.9 Remote Microscope for Inspection
of Integrated Circuits
Project Staff
James T. Kao
The remote microscope was developed at MIT as
part of the computer integrated design and manu-
facturing project to aid in the remote fabrication of
integrated circuits, and will allow a user to operate
and view in "real time" an actual microscope
located at a distant facility. We envision a growing
trend in the semiconductor processing field for more
collaboration and sharing of resources, so it will
become important for researchers to have access
to a telemicroscopy system like the one developed
at MIT to perform remote inspections of semicon-
ductor wafers.
The MIT remote microscope is extremely versatile;
it operates over the internet and allows a user to
run the graphical microscope interface on any ordi-
nary UNIX workstation, thereby providing easy
access to the microscope for researchers located
throughout the world. The actual remote micro-
scope utilizes readily available hardware as well,
making the entire system very straightforward and
economical to implement. To the best of our know-
ledge, the MIT remote microscope is the first
telemicroscopy system to operate on the internet.
The remote microscope also is original because it
allows multiple users to view the microscope at the
same time in a conference inspection, which should
be very useful when geographically distant resear-
chers wish to collaboratively inspect a wafer. The
overwhelming response to the remote microscope
has been very positive, as it was officially demon-
strated in August 1995 between MIT and Stanford
University during the annual TCAD symposium.
2.10 Semiconductor Manufacturing
Process Flow Representation (PFR)
Project Staff
Michael B. Mcllrath
2.10.1 Introduction
The process flow representation (PFR) and its inte-
gration into both design and fabrication operations
is central to the CIDM program and the computer-
aided fabrication environment (CAFE) software
system. 3 CAFE is currently being used at the semi-
conductor fabrication processing facilities of the MIT
Microsystems Technology Laboratories, Lincoln
Laboratories, and Case Western University. Activ-
ities in this area include both formal methods for
process modeling and the practical application of
process representation to process design and exe-
cution.
For high performance computing systems and other
advanced technology, concurrence in the design of
the product, manufacturing process, and factory is
crucial. The goal is to achieve fully integrated
design and manufacture, in which the boundary
between design and manufacturing domains is elim-
inated: in particular, information from the manufac-
turing floor is continuously available from the
earliest stages of process and device design
onward. Conversely, the manufacturing process,
developed concurrently with the product, continues
to undergo design via improvement and modifica-
tion while in production. Computer integrated
design and manufacture (CIDM), therefore, requires
a coherent manufacturing process representation
capable of storing information from a variety of dif-
ferent knowledge domains and disciplines and sup-
porting access to this information in a consistent
manner. We believe that our general semicon-
ductor process modeling framework organizes the
complexity of this interrelated information and puts
our process flow representation (PFR) on a sound
footing by giving it clear semantics.
A high level conceptual model for describing and
understanding semiconductor manufacturing pro-
cessing is a crucial element of both the CIDM
research program, and of software frameworks for
TCAD and CIM, including the MIT computer-aided
fabrication environment (CAFE). Initially a two-
stage generic process step model was used, which
described processing steps in terms of two inde-
pendent components: an equipment-dependent,
wafer-independent stage, which maps equipment
settings to physical processing environments, and
an equipment-independent, wafer-dependent stage,
which relates physical environments to changes in
the input wafers. Driven by the needs of process
control and optimization research, including sophis-
ticated modeling, design, and experimental model
verification, our fundamental conceptual process
model has evolved from the two-stage generic
process model into one which is part of a more
general process modeling framework, in which the
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earlier two-stage model is a special case. Our
approach to process representation for both TCAD
and CIM is based on this general modeling frame-
work for semiconductor processing. In this frame-
work, state information (e.g., wafer, environment,
and equipment state), and models, or transforma-
tions, that describe relationships between state des-
criptions, are formally identified and described. The
purpose of this comprehensive framework is to
enable an effective representation that can be used
throughout the IC semiconductor process life-cycle,
from early conception and design phases through
fabrication and maintenance.
In the MIT CAFE system, the PFR is expressed in
a textual (ASCII) format and then converted into
Gestalt objects and loaded into the CAFE data-
base. The textual language of the PFR is
extensible, so that it can flexibly accommodate
changes and extensions to both the underlying
modeling methodology and the needs of specific
applications. The object-oriented nature of the
Gestalt database interface enables the convenient
evolutionary development of CAFE software appli-
cations built around the PFR. The PFR allows
process step descriptions to be "underdetermined";
for example, by expressing only the wafer-state
change, making it possible to develop a process
incrementally with increasing degrees of detail. In
addition to expressing the fundamental concepts of
wafer transformation within individual process steps,
the PFR supports both hierarchical and parameter
abstraction and embedded computation, thereby
providing support for modular process design and
development. Processes expressed in the PFR can
be simulated using a variety of technology CAD
tools; PFR extensibility allows the incorporation of
both simulator-dependent and simulator-in-
dependent information. A simulation manager
application uses the appropriate information in the
PFR along with knowledge of specific simulators to
invoke simulation tools and maintain simulation
state.
2.10.2 Process Development and Execution
The PFR has been used to develop and execute all
of the fabrication processing at MIT Lincoln Labora-
tory during the last three years. Over 500 fabri-
cation runs have been completed with around forty
lots in process at any given time. These lots repre-
sent a variety of technologies, including CCD, low
power CMOS, and SOI. All the Lincoln facility pro-
cessing uses CAFE and the CAFE PFR.
Additionally, at MIT the PFR is used for both
baseline and research processing; in particular, in
support of other computer integrated design and
manufacturing (CIDM) and MTL research activities
including hot carrier reliability and extreme
submicron technology design.
2.10.3 Design Rule Checking for Wafer
Fabrication Using CAFE
We have developed an extensible and general
framework for process design rule checking. A
table-driven approach used is to check for rule con-
straints at each processing step, based on the
current state of the wafers. By "wafer state" we
refer not only to the simulated or measured process
effects but also to the process history. The rule-
checker can be used in two ways: on-line, to
prevent unsafe operations from occurring during
fabrication and during process.
2.11 Computer-Aided Technology
Design
Project Staff
Professor Dimitri A. Antoniadis, Professor Duane S.
Boning, Michael B. Mcllrath, Nadir E. Rahman,
Jarvis B. Jacobs
2.11.1 Introduction
The design of advanced integrated circuit microsys-
tems is increasingly tightly linked to the design of
both the component devices of the microsystem
and the microfabrication process used in its manu-
facture. Traditionally, the devices and manufac-
turing process used in building integrated circuits
are collectively called the technology. The objective
of microsystems technology design is to devise a
fabrication process sequence which yields struc-
tures with some desired characteristics. Actually,
two design activities proceed in parallel: design of
the device structures and the process to fabricate
them. In general, design space for both is explored
by the technology designer using a combination of
physical experiments and numerical simulation.
The microsystem (circuit) designer typically views
the technology through a very limited interface;
usually, a set of process parameters, which
describe electrical behavior of underlying structures
(for example, resistance of polysilicon), and the
design rules, which express the allowable manufac-
turing limits in geometrical terms (i.e., minimum line
width). The high-level goal of this project area is
the development of tools and methodologies for
more fully integrating the technology design with
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both the product design and the manufacture of
integrated circuit microsystems.
2.11.2 Technology CAD Framework
Contemporary large-scale software system engi-
neering emphasizes frameworks, wherein common
structure and interface specifications enable both
current and future software components to be inte-
grated in a flexible and modular way. Frameworks
have been particularly successful in the develop-
ment of electronic circuit CAD systems. Software
may be roughly divided into tools, such as a simu-
lator, which perform some part of an application
task, and services, such as a database, which
provide some necessary support capability used by
various tools.
With framework standards, reusable, interchange-
able software components from various suppliers
may be deployed in systems which comply with the
standard. In the broad sense, a framework stan-
dard specifies:
1. data representations for the objects of dis-
course in the application domain and their
semantics, and programmatic interfaces to
those representations, and
2. architecture; that is, interactions among soft-
ware components (tools and services), and
how tools fit together to perform application
tasks for the user.
Standards for CAD frameworks are currently being
established by the CAD Framework Initiative (CFI),
a broad organization of vendor and user companies
which has expanded its scope to include technology
CAD. Technology CAD (TCAD) framework compo-
nents include programming representations for the
fundamental objects of process and device CAD:
the physical structures on the wafer, the manufac-
turing process, and the structure and behavior of
the resulting devices. A TCAD framework standard
should also specify how application software is
structured to use these representations and the
underlying software services in process and device
design and simulation activities.
The problem of wafer representation can be divided
into geometry (shapes of regions and their
relations) and fields (variations of properties over a
region). A wafer representation for two-dimensional
simulation has been designed and prototyped and
proposed through the CFI Semiconductor Wafer
Representation (SWR) Working Group. Current
research is focused on three-dimensional represen-
tations.
An information model for semiconductor manufac-
turing processes has been proposed through the
CFI working group on semiconductor process repre-
sentation (SPR). A pilot implementation of SPR is
being built at TMA and an early version is in use in
the Sematech Technology CAD Workbench.
2.11.3 Advanced Process Simulation and
Design Environments
We are looking at higher-level architectural issues,
such as the interrelationships between the frame-
work data representations and the connection of
compliant tools to achieve end-user design objec-
tives. We are also investigating the larger
questions of the relationship between frameworks
for different related domains (e.g., circuit CAD and
TCAD), and the integration of design frameworks
into frameworks for computer integrated manufac-
turing (CIM).
Commercial one- and two-dimensional process sim-
ulators have been integrated into the CAFE system
through a simulation manager interface to the
process flow representation (PFR). Full two-
dimensional physical simulation of the MIT CMOS
baseline process and research processes have
been performed from CAFE.
Through a description formalism for device struc-
tural and behavioral goals, we hope to be able to
extend traditional process and device simulation
further towards actual design. Such goals may be
direct structural goals; e.g., junction depth, sidewall
slope, or they may be electrical, mechanical, or
thermal goals; e.g., threshold voltage or impact
ionization current at a specified bias.
2.12 Modeling of Advanced Device
Structures
Project Staff
Professor Dimitri A. Antoniadis, Keith M. Jackson,
Jarvis B. Jacobs, Michael B. Mcllrath, Nadir E.
Rahman
The design of complex, scalable microsystems at
the leading edge of technology requires a combina-
tion of theoretical understanding, numerical mod-
eling, and experimental physical data. Atomistic,
first principles models, while of great intrinsic value
and an essential analytical tool, are not sufficient for
designing large, high-performance systems.
Designers need the means to examine the space of
available technologies to match the specific require-
ments at hand and make appropriate engineering
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tradeoffs in order to select from a range of tech-
nology variants.
In order to help meet this need, two ideas are being
investigated: inverse modeling and knowledge-
based simulation.
By inverse modeling, we mean the "reverse engi-
neering" of process effects, not directly observable,
via studies of experimental electrical measurements
in combination with other directly observed or inde-
pendently known data; e.g., physical process
parameters. Through careful choice of physical
experiments, inverse modeling can be used to cali-
brate forward models and provide technology
designers with powerful tools for both under-
standing and design synthesis. Inverse modeling
techniques can be used both to find device struc-
tures that meet desired performance criteria and to
help map out the design space of a given process
technology, whether the underlying physical phe-
nomena are fully or only partially understood.
For example, the electrical performance and char-
acteristics of extreme submicron, shallow junction
transistors are critically dependent on the exact
two- and three-dimensional shapes and locations of
doped regions of the semiconductor. In such tech-
nologies, there is a trade-off between, for example,
current drive and the device short-channel effects of
drain-induced barrier lowering and punchthrough.
Understanding the exact nature of the implant
doping profiles is essential for design in the
submicron regime.
However, fabrication of such shallow junction
devices using preamorphization acceptor implants,
e.g., indium, has made determination by forward
simulation of the doping profile near the
drain/source junctions more difficult. In the case of
indium, the basic implant statistics and diffusion
coefficients used in simulators are not as well-
characterized as are the data for, e.g., boron and
arsenic. Development and calibration of an ade-
quate forward model by direct methods would
require a large number of costly, difficult exper-
iments, making aggressive exploitation of the tech-
nology prohibitively expensive.
Inverse modeling provides an alternative method-
ology to determine doping profiles. We have been
exploring new methods for the determination of the
two-dimensional doping profiles for a sub-0.1
micron MOSFET with super-steep retrograde
channel doping and ultrashallow source/drain exten-
sion structure. Utilizing one-dimensional exper-
imental doping profile data in combination with
measured device electrical data, we have found
that it is possible to generate a two-dimensional
doping profile which matches the experimental
observations. To show that the resulting doping
profile is unique, additional extracted doping profile
data at the center of the channel for devices of dif-
fering channel lengths are incorporated into the
analysis.
Knowledge-based simulation methods are being
investigated in order to achieve full or partial auto-
mation of inverse modeling procedures.
Knowledge-based simulation techniques combine
numerical computing, symbolic computing, and
formal reasoning methods. Through such tech-
niques, the use of theoretical models, designer intu-
ition, computational simulation experiments, and
physical experiment data can be integrated in a
systematic fashion.
Our approach is to develop applications that employ
existing and new representations in computer-aided
technology design; e.g., wafer, process, and device
representations, and incorporate theoretical and
experimerital knowledge bases, as a power assist
to designers in the solution of specific problems.
These applications create and evaluate computa-
tional experiments, calling on existing commercial
or other simulators wherever possible.
Both heuristic and purely numerical methods can be
used in conjunction with knowledge-based infer-
encing in order to drive simulations and suggest
physical experiments needed for more data. Such
techniques help designers gain insight into system
and technology design problems and extend tradi-
tional process and device simulation towards actual
design synthesis.
2.13 Semiconductor Process
Repository
Project Staff
Professor Duane S. Boning, Michael B. Mcllrath,
William P. Moyne, Chantal E. Wright
The goal of this research task is to create a system
to facilitate distributed process research and design.
Such a system will allow users to retrieve and
examine process flows from multiple process
libraries across the network.
An experimental implementation of a networked
semiconductor process repository has been demon-
strated jointly with Stanford University, using the
MIT CAFE database. Via the web, users can select
from multiple process libraries, browse process cat-
alogs within libraries, and examine specific pro-
cesses in detail. Auxiliary software, now being
implemented in the java programming language,
enables users to assemble their own processes
329
Chapter 2. Computer-Integrated Design
graphically using repository processes as building
blocks. Java is a cross-platform language; pro-
grams can be written that will run inside browsers
that support java. We make use of the World Wide
Web and the java programming language so that
the system will be accessible to any potential user
on the network. With java, we can produce a
system that will not require any specialized software
installation by the user. Java's capability of inter-
action with the network will allow our system to
make available multiple, remote process libraries or
databases.
Communication and usage of multiple databases
requires a common data representation; our system
will implement the current standard, the Semicon-
ductor Process Representation. Conversion from
the representations used by local systems (such as
MIT's CAFE) will be necessary.
In the CAFE system used at the MIT Microsystems
Technology Laboratories, process designers (stu-
dents and staff) construct their own processes by
combining process steps from a baseline with
experimental processes or customized operations.
For the repository, catalog and library (catalog con-
tainer) objects were designed and implemented in
the CAFE database. While the particular organiza-
tion into libraries (experimental and baseline) and
catalogs (thermal, etch, implant, etc.) in this initial
repository implementation reflects current usage at
MIT, it is not imposed by the design. Web service
is provided via a database client program which
creates and caches html pages.
Individual processes are presented according to the
information model designed through the CAD
Framework Initiative and Sematech working groups
on process representation. The CAFE process
representation is largely a subset of this information
model; however, some interface translation is
required. In addition to the standard process views
effects, environment, equipment, and process
(sequence), an encapsulated view accesses the
corresponding CAFE process object directly, using
a web common gateway interface program. In par-
ticular, this view allows examination of the dynamic
usage of the process in the CAFE CIM system
including current wafer lots, recent measurements,
etc.
An optional, experimental feature under develop-
ment is a web-integrated graphical process editor,
adapted almost entirely from one in local use in
CAFE. The editor software is written in java. Indi-
vidual processes from the repository can be loaded
into the editor via the web browser. Conversely,
clicking on a process instance in the editor will
bring the web page for that process from the repos-
itory into the browser.
2.14 Process Capabilities Database
Project Staff
Professor Duane S. Boning, Michael B. Mcllrath
As semiconductor manfacturing becomes increas-
ingly expensive, few institutions can maintain com-
plete processing capability at the leading edge of
research. We have built an information entry and
retrieval system for data about university fabrication
facilities collected by the Semiconductor Research
Corporation (SRC). The system is accessible
through the World Wide Web (WWW). Through a
web-based query interface, remote users can find
university facilities with particular fabrication capa-
bilities and resources. Owners of remote fabs in
the database can update information about their
own facility.
2.15 National Infrastructure for
Networked Design and Prototyping
The advanced computational prototyping tools and
methodologies described above both depend upon
and can be used to create an infrastructure for
virtual and physical prototyping. The quasi-
empirical simulation approach requires data from
select experiments to build accurate performance,
reliability, and variation or statistical models.
Parameters for these models must be determined
and refined by multiple series of both simulations
and repeated experiments. The validation of simu-
lations produced by the computational prototyping
tools can only be achieved by correlation of simu-
lated results with actual experimental measure-
ments. Simulations based on the achieved
calibrated models can then facilitate subsystem
design and physical prototyping.
Some of these experiments may require specialized
equipment which is unique or only available at few
sites. For example, a suitable chemical mechanical
planarization (CMP) machine may not be available
at the primary site used by the simulation model
developer; but all of the other processing equipment
might be easily accessible. Thus, the timely
conduct of repeated calibration experiments may be
facilitated by local machine processing for all but
one step, with that step being accomplished at a
remote site.
Additionally, processing and metrology equipment
for such experiments may well not be simultane-
ously available at a single site. Thus, appropriate
metrology equipment may also be a scarce
resource. The capture, exchange, and use of
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experimental data both to develop models and to
calibrate or validate these models can be greatly
facilitated by utilization of emerging information
technologies.
When multiple locations have the same processing
or metrology equipment, the availability of such
equipment will vary from site to site; and the timely
completion of such experiments can be enhanced
by arranging for the conduct of the experiment to
be split across multiple sites. Furthermore, such
experiments will invariably be complicated, requiring
many splits.
Coordination of simulation, processing, and
metrology resources will enhance collaborative
efforts on subsystem design and subsequent phys-
ical prototyping. Models calibrated by experimental
data collected at multiple sites can then be used at
simulations making use of resources at multiple
sites to facilitate the collaborative design of subsys-
tems and the following physical prototyping.
It is also necessary to apply the best available com-
putational prototyping capabilities, from MIT and
elsewhere, to evaluate novel technology and micro-
system architectures. This demands creation and
use of the National Research Enterprise (NRE) to
make possible distributed process and model
repositories, computational tool executions, and
collaborative design of experiments and microsys-
tems. We will partner with Stanford University and
other research sites to make the NRE a reality by
extending our existing design and fabrication
support systems to take advantage of National
Information Infrastructure (NIIl) and high perfor-
mance communications capabilities. The resulting
infrastructure will thus support both computational
and physical prototyping and greatly enhance the
ability to explore new technologies and microsys-
tems.
Our approach will be based on the use of the semi-
conductor process representation (SPR) as the
vehicle with which to specify the change in wafer
state goals, the treatment level parameters, the
actual processing instructions, and the measure-
ments to be made. The infrastructure that we
propose will be designed to facilitate the accommo-
dation of multiple CIM systems in operation across
the country. Through the use of the SPR, simu-
lation results will be unified with actual processing
results. Thus, it is easier and more efficient to
conduct experiments which can be used to validate
the simulation results or, more usually, to calibrate
the simulator so that the simulation results can be
believable and, therefore, considerably more useful
in the investigation of new process technology.
Remote fabrication is a technique that can improve
the flexibility and efficiency of current integrated
circuit fabrication technologies. Prototyping and
experimentation can be much more robust, quicker,
and more cost effective by providing the capability
to perform different wafer processing and metrology
steps at different facilities. Expensive and/or
unique machines can be shared rather than dupli-
cated. Wafers can be rerouted to different facilities
upon protracted equipment failures. Currently, the
process of remote fabrication is discontinuous and
unorganized; there is no clean or structured way to
exchange data or to provide feedback among mul-
tiple facilities.
The proposed development of remote simulation,
fabrication, and inspection infrastructure will facili-
tate processing and experimental data interchange,
remote inspection techniques, management of
reporting mechanisms for assessing the current
state of each experiment in progress, as well as
collaborative microsystems design and physical pro-
totyping.
2.16 Metal Reliability and
Electromigration
Project Staff
Yonald Chery
As the minimum feature size of microelectronic
devices continues to decrease, designing against
failure inducing phenomena such as electromigra-
tion becomes increasingly important. Electromigra-
tion is current induced diffusion in metal
interconnect. Electrons transfer momentum to metal
atoms, causing an atomic flux in the direction of the
electron flow. This effect is proportionally related to
current density, which tends to rise as integration
densities increase.
Recent research has demonstrated that intercon-
nect reliability is strongly dependent not only on the
interconnects current density stresses, but also on
the distribution of the metal crystal grain sizes in
the metal film from which the interconnect is pat-
terned. Due to such microstructural inhomogene-
ities (e.g., the distribution of interconnect crystal
grain sizes), flux divergences in the presence of
current densities can occur. At such sites, the
depletion of metal, interconnect can form a void or
accumulate and yield a short to some neighboring
interconnect. Both effects can result in the eventual
functional failure of some sub-circuit dependent on
the failed metal interconnect.
Such physically-based, microstructural interconnect
failure models make it possible to more accurately
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predict electromigration induced failure. Prior to
development of such models, one of the most
popular mechanisms, such as Berkeley Technology
Associates' BERT tool, required fabrication of test
structures representative of one's design. Data col-
lected from experiments on these structures is in
turn used to calibrate a failure model. However,
these newer models have the distinct advantage in
that they are a function of process parameters (e.g.
metal film grain size distribution), which provides
design independence and eliminates the need for
test structure fabrication.
Our current research goal involves the development
of a computer-aided design tool to provide electro-
migration reliability feedback to the circuit designer.
By using layout and circuit stimulus information
along with these microstructure based reliability
models, it is possible to compute the reliability dis-
tribution of the metal interconnect.
Research is well underway into investigating the
requirements for an electromigration reliability CAD
tool. Work has already begun on implementing our
current tool framework. Our plan for a prototype
electromigration tool consists of parsing layout files
emitted from MAGIC to extract interconnect geom-
etries. The next two phases involve deducing pos-
sible current directions. This information on the
currents would be then used to tile the metal inter-
connection trees with a primitive set of microstruc-
tural electromigration geometry abstractions. At
present, the abstraction set only provides a model
for straight metal interconnect segments, but as
further electromigration experiments are performed,
other model primitives for interconnect shapes such
as "L", "T"s, and "+" will be added. Once tiling the
interconnect with these abstractions is performed
and the current stresses and directions are known,
the appropriate electromigration model can be used
and a measure of failure computed.
Development of the first parsing phase of this tool
is complete, and we expect to progress rapidly
through the other prototype's modules. Concur-
rently with development efforts on this tool, exper-
iments and further modification and development of
an existing metal grain growth simulator is
underway for understanding how to characterize dif-
ferent reliability of the different tiling geometry primi-
tives. To develop a larger circuit designer, further
work is needed to address the tool's computational
efficiently.
2.17 RTFM: A Digital Design Lab Expert
Project Staff
Owen Wessling
This thesis describes the design and construction of
the resource teaching framebased machine
(RFTM), a knowledge based (or expert) system
which helps users to debug and design systems.
The RFTM system seeks to act in a more educa-
tional manner rather than as a direct problem
solver, as it is intended for primary use within intro-
ductory digital design courses. The project, while
seeking to help users with general problems when
asked, is primarily based upon problems and
questions students are likely to encounter in the
6.111: Introductory Digital Systems Laboratory class
at MIT.
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